

AUS920000795US1

PATENT

REDUCTION OF INTERRUPTS IN REMOTE PROCEDURE CALLS**5 CROSS REFERENCE TO RELATED APPLICATIONS**

The present invention is related to the following U.S. Patent Applications which are incorporated herein by reference:

Serial No. _____ (Attorney Docket No. AUS9-2000-0794-US1) entitled "Token Based DMA" filed _____.

Serial No. _____ (Attorney Docket No. AUS9-2000-0796-US1) entitled "Symmetric Multi-Processing System" filed _____.

TECHNICAL FIELD

The present invention relates to the field of remote procedure calls in a Symmetric Multi-Processing (SMP) architecture, and more particularly to the reduction of interrupting processing units in remote procedure calls in a SMP architecture.

BACKGROUND INFORMATION

One widely accepted system architecture for personal computers has been the Symmetric Multi-Processing (SMP) architecture. Symmetric Multi-Processing (SMP) computer architectures are known in the art as overcoming the limitations of single or uni-processors in terms of processing speed and transaction throughput, among other things. Typically, commercially available SMP systems are generally "shared memory"

5 systems, characterized in that multiple processing elements on a bus, or a plurality of busses, share a single global memory. In an SMP system, all memory is uniformly accessible to each processing element, which simplifies the task of dynamic load distribution. Processing of complex tasks can be distributed among various processing elements in the multiprocessor system while data used in the processing is substantially equally available to each of the processing elements undertaking any portion of the complex task. Similarly, programmers writing code for typical shared memory SMP systems do not need to be concerned with issues of data partitioning, as each of the processing elements has access to and shares the same, consistent global memory.

10 Each processing element in the SMP computer architecture may comprise a Direct Memory Access (DMA) controller and a processing unit, e.g., Central Processing Unit (CPU). The DMA controller may handle DMA transactions between the shared system memory and the associated processing unit in the processing element. That is, the DMA controller may allow blocks of information to be exchanged between the processing unit in the processing element and the shared system memory.

15 Each processing element in the SMP computer architecture may further comprise a plurality of Attached Processing Units (APU's). Each APU may be assigned to perform a particular task, e.g., image compression, image decompression, transformation, clipping, lighting, texturing, depth cueing, transparency processing, set-up, screen space rendering of graphics primitives, by the processing unit. The performance of a particular task by an APU may be accomplished in what is commonly referred to as a "remote procedure call." That is, the processing unit requests an APU to perform a particular task instead of the processing unit performing the task itself.

20 Typically, a remote procedure call comprises the steps of the processing unit issuing a command to the DMA controller to copy a certain piece of code that allows a

5 particular APU to perform a particular task, e.g., image decompression. The remote procedure call further comprises the step of the processing unit issuing a command to the DMA controller to copy data, e.g., image decompression data, to the particular APU. The particular APU then receives an indication from the processing unit to start the operation on the particular data. Upon completion of the operation, the particular APU notifies the processing unit of the completion of the task by interrupting the processing unit. The remote procedure call further comprises the step of the processing unit issuing a command to the DMA controller to copy the resulting data, i.e., operation of the APU, to the shared memory of the SMP system.

10 Unfortunately, remote procedure calls involve the APU interrupting the processing unit which may result in the loss of processing time. That is, an interrupt may cause the processing unit to execute an operating system call which may require thousands of processing cycles.

15 It would therefore be desirable to develop an SMP system where the APU(s) do not interrupt the processing unit upon completion of its task(s) in one or more remote procedure calls.

SUMMARY

5 The problems outlined above may at least in part be solved in some embodiments by having the Direct Memory Access (DMA) controller during one or more remote procedure calls poll each of the one or more Attached Processing Unit's (APU's) associated with the one or more procedure calls to determine if any of the one or more APU's completed its task, i.e., operation on data, instead of having the particular APU notify the corresponding processing unit of the completion of its task by interrupting the processing unit. After each of the one or more attached processing units complete its operations, the DMA controller copies the resulting data, i.e., results of the operation performed by the particular APU, to the memory of the system.

10 In one embodiment, a method for executing one or more remote procedure calls comprises the step of a processing unit issuing a plurality of commands to a corresponding DMA controller to be executed during one or more remote procedure calls. One or more commands of the plurality of commands issued by the processing unit are to copy attached processing unit instructions associated with one or more APU's and data associated with the attached processing unit instructions from the memory to one or more APU's. The attached processing unit instructions may include instructions that enable the associated one or more APU's to perform one or more particular operations on the data associated with the attached processing unit instructions. The method further comprises the DMA controller issuing an indication to the one or more APU's to perform the one or more operations on the data. In prior art, the particular APU that completed its operation would notify the corresponding processing unit of its completion of the operation. Instead the DMA controller polls a status line of each of the one or more attached processing units to determine if any of the one or more attached processing units

completed the one or more operations. The DMA controller then copies the results of the operations to the memory after each of the one or more attached processing units complete its operations.

5 In another embodiment of the present invention, the DMA controller comprises a plurality of first level queues that stores the plurality of commands issued by the processing unit. Each first level queue is associated with a different APU and therefore each first level queue stores one or more commands of the plurality of commands associated with a particular APU. The plurality of commands stored in the plurality of first level queues may be merged into a second level queue in the DMA controller. These merged plurality of commands may then be expanded into single line instructions in a third level queue. These single line instructions may be then be examined for bank conflicts. Those single line instructions that have no bank conflicts may then be stored in a fourth level queue which are ready to be executed by the DMA controller.

10 The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

A better understanding of the present invention can be obtained when the following detailed description is considered in conjunction with the following drawings, in which:

5

Figure 1 illustrates a symmetric multiprocessor system configured in accordance with the present invention;

Figure 2 illustrates an embodiment of processing elements in a symmetric multiprocessor system configured in accordance with the present invention;

Figure 3 is a flowchart of a method for executing one or more remote procedure calls without interrupting a processing unit;

Figure 4 illustrates an embodiment of a direct memory access controller configured in accordance with the present invention; and

Figure 5 is a flowchart of a method of the step for executing one or more remote procedure calls.

DETAILED DESCRIPTION

5 The present invention comprises a method and system for executing one or more remote procedure calls. In one embodiment of the present invention, a method comprises the step of a processing unit issuing a plurality of commands to a corresponding DMA controller. One or more commands of the plurality of commands issued by the processing unit are to copy attached processing unit instructions associated with one or more Attached Processing Unit's (APU's) and data associated with the attached processing unit instructions from the shared memory to one or more APU's. The attached processing unit instructions may include instructions that enable the associated one or more APU's to perform one or more particular operations on the data associated with the attached processing unit instructions. The method further comprises the DMA controller issuing an indication to the one or more APU's to perform the one or more operations on the data. Instead of having the particular APU that completed its operation notify the corresponding processing unit of its completion of the operation, the DMA controller polls a status line of each of the one or more attached processing units to determine if any of the one or more attached processing units completed its operation. The DMA controller then copies the results of the operations to a memory after each of the one or more attached processing units completes its operation. It is noted that even though the following discusses the present invention in conjunction with a symmetric multi-processing system the present invention may be implemented in any system that comprises a processing unit and a plurality of attached processing units. It is further noted that remote procedure calls should not be interrupted in a restricted sense but interrupted broadly to include library calls or other tasks requested by the processing unit to the APU to perform.

20

25

Figure 1 - Symmetric Multiprocessing System

Figure 1 illustrates an embodiment of the present invention of a Symmetric Multi-Processing (SMP) system 100. Symmetric Multi-Processing system 100 comprises a shared memory 10, e.g., Dynamic Random Access Memory (DRAM), Static RAM (SRAM), coupled to a plurality of processing elements 20A-D. Processing elements 20A-D may collectively or individually be referred to as processing elements 20 or processing element 20, respectively. A more detailed description of processing elements 20 are provided below. Shared memory 10 is further coupled to a system Input/Output (I/O) controller 50. System I/O Controller 50 is coupled to one or more peripheral devices 60, e.g., SCSI host bus adapter, LAN adapter, graphics adapter, audio peripheral device, which may be coupled to a display 40. System I/O Controller 50 may further be coupled to expansion memory 70. Expansion memory 70 may be configured to provide a fast file system. It is noted that system 100 may comprise any number of processing elements 20 and peripheral devices 60 and that Figure 1 is used for illustrative purposes only.

Figure 2 - Processing Elements

Figure 2 illustrates an embodiment of the present invention of processing elements 20A-D. Processing element 20A comprises a processing unit 210A, e.g., PowerPC™, a Direct Memory Address (DMA) controller 220A and a plurality of Attached Processing Units (APU's) 230A-E. Processing element 20B comprises a processing unit 210B, e.g., PowerPC™, a DMA controller 220B, and a plurality of APU's 230F-J. Processing element 20C comprises a processing unit 210C, e.g., PowerPC™, a DMA controller 220C, and a plurality of APU's 230K-O. Processing

5 element 20D comprises a processing unit 210D, e.g., PowerPC™, a DMA controller 220D, and a plurality of APU's 230P-T. Processing units 210A-D may collectively or individually be referred to as Processing Units (PU's) 210 or Processing Unit (PU) 210, respectively. DMA controllers 220A-D may collectively or individually be referred to as DMA controllers 220 or DMA controller 220, respectively. APU's 230A-T may collectively or individually be referred to as APU's 230 or APU 230, respectively. It is noted that processing elements 20 may comprise any number of APU's 230.

Figure 3 - Flowchart of a Method for Executing One or More Remote Procedure Calls Without Interrupting a Processing Unit

10
15
20
25
Figure 3 illustrates a flowchart of one embodiment of the present invention of a method 300 for executing one or more remote procedure calls in an SMP system 100 where the APU(s) 230 do not interrupt the processing unit 210 upon completion of its task(s) in one or more remote procedure call(s). As stated in the Background Information section, a remote procedure call in prior art SMP systems typically comprises the steps of the processing unit issuing a command to the DMA controller to copy a certain piece of code that allows a particular APU to perform a particular task, e.g., image decompression. The remote procedure call further comprises the step of the processing unit issuing a command to the DMA controller to copy data, e.g., image decompression data, to the particular APU. The particular APU then receives an indication from the processing unit to start the operation on the particular data. Upon completion of the operation, the particular APU notifies the processing unit of the completion of the task by interrupting the processing unit. The remote procedure call further comprises the step of the processing unit issuing a command to the DMA controller to copy the resulting data, i.e., operation of the APU, to the shared memory of the SMP system.

Unfortunately, the APU in remote procedure calls in prior art SMP systems interrupts the processing unit when the APU completes the task which may result in the loss of processing time of the processing unit. That is, an interrupt may cause the processing unit to implement an operating system call which may require thousands of processing cycles. It would therefore be desirable to develop an SMP system 100 where the APU(s) 230 do not interrupt the processing unit 210 upon completion of its task(s) in the remote procedure call(s). Method 300 is a method of executing one or more remote procedure calls where the APU(s) 230 do not interrupt the processing unit 210 upon completion of its tasks in one or more remote procedure call(s).

In step 310, processing unit 210, e.g., processing unit 210A, issues a plurality of commands, i.e., instructions, to a particular DMA controller 220, e.g., DMA controller 220A, so that one or more remote procedure calls may be executed. Each particular remote procedure call may be associated with a particular attached processing unit 230, e.g., APU 230A. A remote procedure call associated with a particular attached processing unit 230, e.g., APU 230A, may involve the following commands issued to a particular DMA controller 220, e.g., DMA controller 220A, by a particular processing unit 210, e.g., processing unit 210A. For example, processing unit 210, e.g., processing unit 210A, may issue a command to a particular DMA controller 220, e.g., DMA controller 220A, to copy line(s) or a page comprising attached processing unit instructions associated with a particular APU 230, e.g., APU 230A, in shared memory 10 to a particular address in the particular APU 230, e.g., APU 230A. Processing unit 210, e.g., processing unit 210A, may further issue a command to the same DMA controller 220, e.g., DMA controller 220A, to copy data, e.g., line(s) or page of data, associated with the attached processing unit instructions in shared memory 10 to a particular address in the same particular APU 230, e.g., APU 230A. Processing unit 210,

5 e.g., processing unit 210A, may further issue a command to the same DMA controller 220, e.g., DMA controller 220A, to issue an indication to the same particular APU 230, e.g., APU 230A, to start the operation on the data, e.g., line(s) or page of data, associated with the attached processing unit instructions. Processing unit 210 may further issue a command to the same DMA controller 220, e.g., DMA controller 220A, to wait for the completion of the task, i.e., completion of the operation, by the same particular APU 230, e.g., APU 230A. Processing unit 210 may further issue a command to the same DMA controller 220, e.g., DMA controller 220A, to copy the results of the operation performed by the same particular APU 230, e.g., APU 230A, to shared memory 10 upon completion of the operation. Therefore, processing unit 210, e.g., processing unit 210A, may issue a plurality of commands to a particular DMA controller 220, e.g., DMA controller 220A, so that one or more remote procedure calls may be executed. For example, processing unit 210, e.g., processing unit 210A, may issue a plurality of commands to a particular DMA controller 220, DMA controller 220A, to implement five remote procedure calls associated with five different attached processing units 230, e.g., APU 230A-E.

10 Referring to Figure 4, Figure 4 illustrates an embodiment of the present invention of a DMA controller 220. DMA controller 220 comprises a plurality of first level queues 410A-E. First level queues 410A-E may collectively or individually be referred to as first level queues 410 or first level queue 410, respectively. Each first level queue 410 stores one or more commands associated with a particular APU 230 out of the plurality of commands issued by processing unit 210, i.e., one or more commands out of the plurality of commands issued by processing unit 210 in step 310 that allow a particular APU 230 to perform a particular operation on particular data. For example, first level queue 410A may store one or more commands associated with a particular APU 230, e.g., APU 230A (Figure 2), out of the plurality of commands issued by processing unit

210, e.g., processing unit 210A (Figure 2), that enables a particular remote procedure call to be executed involving the particular APU 230, e.g., APU 230A (Figure 2). First level queue 410B may store one or more commands associated with a particular APU 230, e.g., APU 230B (Figure 2), out of the plurality of commands issued by processing unit 210, e.g., processing unit 210A (Figure 2), that enables a particular remote procedure call to be executed involving the particular APU 230, e.g., APU 230B (Figure 2). First level queue 410C may store one or more commands associated with a particular APU 230, e.g., 230C (Figure 2), out of the plurality of commands issued by processing unit 210, e.g., 210A (Figure 2), that enables a particular remote procedure call to be executed involving the particular APU 230, e.g., APU 230C (Figure 2). First level queue 410D may store one or more commands associated with a particular APU 230, e.g., 230D (Figure 2), out of the plurality of commands issued by processing unit 210, e.g., 210A (Figure 2), that enables a particular remote procedure call to be executed involving the particular APU 230, e.g., APU 230D(Figure 2). First level queue 410E may store one or more commands associated with a particular APU 230, e.g., 230E (Figure 2), out of the plurality of commands issued by processing unit 210, e.g., 210A (Figure 2), that enables a particular remote procedure call to be executed involving the particular APU 230, e.g., APU 230E(Figure 2).

Referring to Figure 4, the plurality of commands stored in first level queues 410 may be merged into a single second level queue 420. The plurality of commands merged into second level queue 420 may be expanded into single line instructions in a third level queue 430. For example, a command stored in second level queue 420 may instruct a particular DMA controller, e.g., DMA controller 220A (Figure 2), to copy multiple lines, e.g., copy lines x, x+1, x+2, in shared memory 10 to a particular address in a particular APU, e.g., APU 230A (Figure 2). The command to copy multiple lines

5 may then be expanded to single line instructions, e.g., copy line x, copy line x+1, copy line x+2, in queue 430. In another embodiment of the present invention, the plurality of commands stored in first level queues 410 may be first expanded into second level queue 420. The plurality of commands expanded into second level queue 420 may then be merged into single instructions in third level queue 430.

10 The single line instructions stored in queue 430 may then be examined for bank conflicts. A method for detecting bank conflicts is described in U.S. Patent Application Serial No. _____, filed on _____, entitled "Token Based DMA," Attorney Docket No. AUS9-2000-0794-US1, which is hereby incorporated herein by reference in its entirety. Those single line instructions stored in queue 430 that have no bank conflicts may then be stored in a fourth level queue 440 ready to be executed by DMA controller 220.

15 Referring to Figure 3, in step 320, DMA controller 220, e.g., DMA controller 220A, executes the single line instructions issued by processing unit 210 in step 310. That is, DMA controller 220 executes the plurality of commands, i.e., instructions, issued by processing unit 210 that have been expanded and detected for bank conflicts, i.e., instructions stored in queue 440.

20 In step 330, one or more remote procedure calls may be executed. During the execution of the one or more remote procedure calls, the one or more associated attached processing units 230, e.g., APU230A-E, do not interrupt the corresponding processing unit 210, e.g., processing unit 210A. It is noted that the one or more remote procedure calls executed may be interleaved. It is further noted that more than one remote
25 procedure call may be executed involving the same attached processing unit 230, e.g.,

APU 230A, without interrupting the corresponding processing unit 210, e.g., processing unit 210A. A more detailed description of the step of executing one or more remote procedure calls is provided in Figure 5.

5 In step 340, processing unit 210 may be interrupted by DMA controller 220 at a synchronization point. For example, a synchronization point may occur after a certain number of remote procedure calls have been completed.

Figure 5 - Flowchart of a Method of the Step for Executing One or More Remote Procedure Calls in Method 300

Figure 5 illustrates a flowchart of one embodiment of the present invention of a method 500 of the step of executing one or more remote procedure calls in method 300.

10 In step 510, DMA controller 220, e.g., DMA controller 220A, executes the command, i.e., single line instruction stored in queue 440 (Figure 4), issued by a particular processing unit, e.g., processing unit 210A, to copy attached processing unit instructions associated with a particular APU 230, e.g., APU 230A, in shared memory 10 to a particular address in the particular APU 230, e.g., APU 230A. For example, processing unit 210, e.g., processing unit 210A, may issue a command to copy line(s) or a page comprising attached processing unit instructions in shared memory 10 to a particular address in a particular APU 230, e.g., APU 230A. It is noted that attached processing unit instructions may include instructions that enable a particular APU 230, e.g., APU 230A, to perform a particular operation.

In step 520, DMA controller 220, e.g., DMA controller 220A, executes the command, i.e., single line instruction stored in queue 440 (Figure 4), to copy data, e.g., line(s) or page of data, associated with attached processing unit instructions in shared memory 10 to the same particular APU 230, e.g., APU 230A, as in step 510.

5

Upon DMA controller 220, e.g., DMA controller 220A, executing the commands, i.e., instructions, issued by processing unit 210 in steps 510 and 520, DMA controller 220, e.g., DMA controller 220A, issues an indication to the particular APU 230, e.g., APU 230A, to start a particular operation on the data associated with the attached processing unit instructions in step 530. That is, DMA controller 220, e.g., DMA controller 220A, issues an indication to start the operation on the data to the APU 230, e.g., APU 230A, that received the instructions to perform a particular operation and the associated data from DMA controller 220, e.g., DMA controller 220A, upon DMA controller 220 executing the commands, i.e., instructions, in steps 510 and 520.

In step 540, the particular APU 230, e.g., APU 230A, performs the operation on the associated data. In the prior art, the particular APU 230 interrupts processing unit 210 to notify processing unit 210 of the completion of the task, i.e., completion of the operation. However, in step 550 of method 500, the associated DMA controller 220, e.g., DMA controller 220A, waits for the particular APU 230, e.g., APU 230A, to complete the task. That is, DMA controller 220, e.g., DMA controller 220A, polls the ready status line of each of the associated APU's 230, e.g., APU 230A-E, to determine if any of the associated APU's 230, e.g., APU 230A-E, completed their respective task.

In step 560, DMA controller 220, e.g., DMA controller 220A, copies the results of the operation performed by each particular APU 230, e.g., APU 230A, to shared

memory 10 upon completion of its operation. That is, upon DMA controller 220, e.g., DMA controller 220A, detecting the particular APU 230, e.g., APU 230A, completing its task, DMA controller 220, e.g., DMA controller 220A, copies the results of the operation performed by the particular APU 230, e.g., APU 230A, to shared memory 10.

5

It is noted that a person of ordinary skill would understand that steps 510-560 need not be executed sequentially but in parallel so that one or more remote procedure calls may be executed in an interleaved fashion. It is further noted that remote procedure calls should not be interrupted in a restricted sense but interrupted broadly to include library calls or other tasks requested by the processing unit to the APU to perform. It is further noted that even though the embodiments of the present invention are described above in conjunction with a symmetric multi-processing system the present invention may be implemented in any system that comprises a processing unit and a plurality of attached processing units.

Although the method and system of the present invention are described in connection with several embodiments, it is not intended to be limited to the specific forms set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the spirit and scope of the invention as defined by the appended claims. It is noted that the headings are used only for organizational purposes and not meant to limit the scope of the description or claims.